A Novel Circuit Level Polymorphism for Hardware Watermarking to Intellectual Property Protection
Watermarking is a powerful approach for Intellectual Property (IP) protection is studied in this paper. The polymorphic gates are the circuit cells that provide special capabilities regarding the special input-output set which is applied to some control switches. It is known as a powerful technique to withstand reverse-engineering attacks. Using this hardware-based security approach, the attackers cannot distinguish the features of polymorphism that is created to protect the Integrated Circuits (ICs). In this paper, an area and power-efficient polygate circuit is proposed consisting of simple, moderately complex, and highly complex logic functions as a circuit output which could be altered in terms of logical functionality by applying different input control codes. This hardware encryption is set by the designer of the IC in the implementation phase. The proposed polygate circuit of this paper is very compact and complex, moreover, it provides the capability of IC break-out in untrusted uses of the IC.
Cui, X., Li, X., Zhang, M., & Cui, X. (2019). Design of the RRAM-based polymorphic look-up table scheme. IEEE Journal of the Electron Devices Society, 7, 949-953.
McDonald, J. T., Kim, Y. C., Andel, T. R., Forbes, M. A., & McVicar, J. (2016). Functional polymorphism for intellectual property protection. Paper presented at the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).
Rai, S., Rupani, A., Nath, P., & Kumar, A. (2019). Hardware watermarking using polymorphic inverter designs based on reconfigurable nanotechnologies. Paper presented at the 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).
Rajendran, J., Pino, Y., Sinanoglu, O., & Karri, R. (2012). Security analysis of logic obfuscation. Paper presented at the Proceedings of the 49th Annual Design Automation Conference.
Roy, J. A., Koushanfar, F., & Markov, I. L. (2010). Ending piracy of integrated circuits. Computer, 43(10), 30-38.
Ruzicka, R., & Simek, V. (2012). NAND/NOR gate polymorphism in low temperature environment. Paper presented at the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).
Sekanina, L. (2007). Evolution of polymorphic self-checking circuits. Paper presented at the International Conference on Evolvable Systems.
Wang, T., Cui, X., Yu, D., Aramoon, O., Dunlap, T., Qu, G., & Cui, X. (2018). Polymorphic gate based IC watermarking techniques. Paper presented at the 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).
Zhang, J., & Liu, L. (2017). Publicly verifiable watermarking for intellectual property protection in FPGA design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(4), 1520-1527.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.